eCPRI Intel FPGA IP
Amanothi okukhishwa kwe-eCPRI Intel® FPGA IP
Inombolo ye-Intel® FPGA IP (XYZ) ingashintsha ngenguqulo ngayinye yesofthiwe ye-Intel Quartus® Prime. Ushintsho ku:
- U-X ukhombisa ukubuyekezwa okukhulu kwe-IP. Uma ubuyekeza isofthiwe ye-Intel Quartus Prime, kufanele uvuselele i-IP.
- U-Y ukhombisa ukuthi i-IP ihlanganisa izici ezintsha. Khiqiza kabusha i-IP yakho ukuze ufake lezi zici ezintsha.
- U-Z ukhombisa ukuthi i-IP ihlanganisa izinguquko ezincane. Khiqiza kabusha i-IP yakho ukuze ufake lezi zinguquko.
- Isingeniso se-Intel FPGA IP Cores
- I-eCPRI Intel FPGA IP User Guide
- eCPRI Intel FPGA IP Design Example Umhlahlandlela Womsebenzisi
eCPRI Intel FPGA IP v2.0.1
Ithebula 1. v2.0.1 2022.11.15
| Inguqulo ye-Intel Quartus Prime | Incazelo | Umthelela |
|
22.3 |
Ukwesekwa okwengeziwe kwebanga ledivayisi ye-Intel Agilex™ nebanga lesivinini:
• Ibanga ledivayisi: Imboni • Ibanga lesivinini: -3 |
— |
eCPRI Intel FPGA IP v2.0.0
Ithebula 2. v2.0.0 2022.08.26
| Inguqulo ye-Intel Quartus Prime | Incazelo | Umthelela |
|
22.2 |
Ukwesekwa okwengeziwe kohlelo lwe-arbitration lwephakethe elibalulekile le-L2 CoS ngokusekelwe ku-O-RAN Control, User and Synchronization Plane Specification 7.01 (ORAN-WG4.CUS.0-v07.01), Isigaba 5.3 Ikhwalithi Yesevisi. |
— |
| Ukwesekwa okwengeziwe kwendlela Yokuhlonza Ukugeleza Kwedatha okusekelwe ku-O-RAN Control, User and Synchronization Plane Specification
7.01 (ORAN-WG4.CUS.0-v07.01), Isigaba 5.4 Ukuhlonza Ukugeleza Kwedatha. |
— |
|
| Kwengezwe isiginali entsha: | — |
| Inguqulo ye-Intel Quartus Prime | Incazelo | Umthelela |
| • tx_queue__ififo_igcwele | ||
| • ext_source_pkt_type | ||
| • ext_tx_ingress_timestamp_96b_idatha | ||
| • ptp_tx_ingress_timestamp_96b_idatha | ||
| Kwengezwe amapharamitha amasha e-IP: | ||
| • I-ID ye-VLAN ezenzakalelayo | ||
| • I-Data Flow Maching Mechanism | ||
| • Amaphakethe Isikimu Sokulamula | ||
| • Amaphakethe we-TX Okubalulekile Okuzenzakalelayo | ||
| • I-TX Arbitration Queue 0 Ukujula | ||
| • I-TX Arbitration Queue 1 Ukujula | — | |
| • I-TX Arbitration Queue 2 Ukujula | ||
| • I-TX Arbitration Queue 3 Ukujula | ||
| • I-TX Arbitration Queue 4 Ukujula | ||
| • I-TX Arbitration Queue 5 Ukujula | ||
| • I-TX Arbitration Queue 6 Ukujula | ||
| • I-TX Arbitration Queue 7 Ukujula |
eCPRI Intel FPGA IP v1.4.1
Ithebula 3. v1.4.1 2022.07.01
| Inguqulo ye-Intel Quartus Prime | Incazelo | Umthelela |
|
22.1 |
Kwengezwe i-hardware design exampisekela ukuhlukahluka kwedivayisi ye-Intel Agilex F-tile. Umklamo exampi-le isekela amakhithi okuthuthukisa alandelayo:
• Ikhithi Yokuthuthukisa ye-Intel Agilex I-Series FPGA • Ikhithi Yokuthuthukisa ye-Intel Agilex I-Series Transceiver-SoC |
— |
| Ukwesekwa okwengeziwe kwesilingisi se-QuestaSim*. | — | |
| Kususwe usekelo lwe-ModelSim* SE simulator. | — | |
|
21.3 |
Kwengezwe ukwesekwa kwe-IP-XACT. | — |
| Inkinga ilungisiwe: Ayikwazi ukuthola uhlu lwamathayela wedivayisi. | Akukho ukukhetha okungalungile kwethayela. |
eCPRI Intel FPGA IP v1.4.0
Ithebula 4. v1.4.0 2021.10.01
| Inguqulo ye-Intel Quartus Prime | Incazelo | Umthelela |
|
21.2 |
Usekelo olungeziwe lwamadivayisi we-Intel Agilex F-tile. | — |
| Ukwesekwa okwengeziwe kwemiklamo yeziteshi eziningi. | — | |
| Kususwe usekelo lwesilingisi se-NCSim*. | — | |
| Inkinga ilungisiwe: The Ukusakaza inketho ibingatholakali ngenkathi uvula i- Bhanqa ne-ORAN inketho ku-IP Parameter Editor. | Ungavumela noma ukhubaze i- Ukusakaza inketho lapho i Bhanqa ne-ORAN ipharamitha ivuliwe. |
eCPRI Intel FPGA IP v1.3.0
Ithebula 5. v1.3.0 2021.02.26
| Inguqulo ye-Intel Quartus Prime | Incazelo | Umthelela |
|
20.4 |
Kungezwe usekelo lwamadivayisi e-Intel Agilex E-tile. | — |
| Kungezwe usekelo lwe-1588 PTP Fingerprint (8-bit ububanzi) njengesici esijwayelekile. | Akukho ukuvumelana okubuyela emuva nge-4-bit PTP Fingerprint Width |
eCPRI Intel FPGA IP v1.2.0
Ithebula 6. v1.2.0 2021.01.08
| Inguqulo ye-Intel Quartus Prime | Incazelo | Umthelela |
|
20.3 |
Usekelo olungeziwe lwe-interworking function (IWF) uhlobo 0. | Ungakwazi ukuxhuma inodi ye-eCPRI ngendawo eyodwa ye-CPRI. |
| Isekela ukumataniswa kwe-eCPRI Intel FPGA IP ne-O-RAN Intel FPGA IP. |
— |
|
| Kwengezwe amapharamitha amasha ahlobene ne-IWF:
• I-Interworking Function (IWF) Support • Uhlobo lwe-Interworking Function (IWF). • I-Interworking Function (IWF) Inombolo ye-CPRI |
Ngokusebenzisa lezi zinhlaka, ungakwazi ukunika amandla i-eCPRI IP yakho ukuze usebenze nge-IWF. |
|
| Kwengezwe izixhumi ezibonakalayo ezilandelayo ezihlobene ne-IWF:
• Uhlobo lwe-IWF 0 eCPRI Source Interface • Uhlobo lwe-IWF 0 eCPRI Sink Interface • Uhlobo lwe-IWF 0 CPRI MAC Interface Qaphela: Bukela ku I-eCPRI Intel FPGA IP User Guide ukuze uthole ulwazi oluningiliziwe ngamasignali ahlobene nalezi zindawo zokusebenzelana. |
— |
|
| Kwengezwe amasiginali wewashi alandelayo:
• iwf_gmii_rxclk[N] • iwf_gmii_txclk[N] • gmii_rxclk[N] • gmii_txclk[N] |
— |
|
| Kwengezwe amasignali alandelayo okusetha kabusha:
• iwf_rst_tx_n • iwf_rst_rx_n • rst_tx_n_sync • rst_rx_n_sync • iwf_gmii_rxreset_n[N] • iwf_gmii_txreset_n[N] • gmii_rxreset_n[N] • gmii_txreset_n[N] |
— |
|
| I-eCPRI IP design example yedivayisi ye-Intel Arria® 10 isiyatholakala. |
— |
eCPRI Intel FPGA IP v1.1.0
Ithebula 7. v1.1.0 2020.05.18
| Inguqulo ye-Intel Quartus Prime | Incazelo | Umthelela |
|
20.1 |
Kungezwe ukusekelwa kwamadivayisi we-Intel Arria 10. | — |
| I-IP isekela isilinganiso sedatha esingu-10G samadivayisi we-Intel Stratix® 10 kanye ne-Intel Arria 10. | — | |
| Kwengezwe amapharamitha amasha alandelayo:
• Ukusakaza • Bhanqa ne-ORAN • I-Bitwidth Yokulinganisa Ukulibaziseka kwendlela eyodwa • Ububanzi beBit-width yeSibali-sikhathi Sokufinyelela Inkumbulo Ekude • Ububanzi bebhithi Yesibali sikhathi Esikude |
— |
eCPRI Intel FPGA IP v1.0.0
Ithebula 8. v1.0.0 2020.04.13
| Inguqulo ye-Intel Quartus Prime | Incazelo | Umthelela |
| 19.4 | Ukukhishwa kokuqala. | — |
I-eCPRI Intel FPGA IP User Guide Archives
Ukuze uthole izinguqulo zakamuva nezidlule zalo mhlahlandlela womsebenzisi, bheka inguqulo ye-HTML ye-eCPRI Intel FPGA IP Umhlahlandlela Womsebenzisi. Khetha inguqulo bese uchofoza Landa. Uma i-IP noma inguqulo yesofthiwe ingekho ohlwini, inkomba yomsebenzisi ye-IP yangaphambilini noma inguqulo yesofthiwe iyasebenza.
eCPRI Intel FPGA IP Design Example Izingobo zomlando zomhlahlandlela womsebenzisi
Ukuze uthole izinguqulo zakamuva nezidlule zalo mhlahlandlela womsebenzisi, bheka i-eCPRI Intel FPGA IP Design Example Umhlahlandlela Womsebenzisi inguqulo ye-HTML. Khetha inguqulo bese uchofoza Landa. Uma i-IP noma inguqulo yesofthiwe ingekho ohlwini, inkomba yomsebenzisi ye-IP yangaphambilini noma inguqulo yesofthiwe iyasebenza.
Inkampani ye-Intel
Wonke Amalungelo Agodliwe. I-Intel, ilogo ye-Intel, nezinye izimpawu ze-Intel yizimpawu zokuthengisa ze-Intel Corporation noma izinkampani ezingaphansi kwayo. I-Intel iqinisekisa ukusebenza kwe-FPGA yayo kanye nemikhiqizo ye-semiconductor ekucacisweni kwamanje ngokuvumelana newaranti evamile ye-Intel, kodwa igodla ilungelo lokwenza izinguquko kunoma imiphi imikhiqizo namasevisi nganoma yisiphi isikhathi ngaphandle kwesaziso. I-Intel ayithathi mthwalo noma isikweletu esivele ngenxa yesicelo noma ukusetshenziswa kwanoma yiluphi ulwazi, umkhiqizo, noma isevisi echazwe lapha ngaphandle kwalapho okuvunyelwene ngakho ngokubhaliwe yi-Intel. Amakhasimende e-Intel ayelulekwa ukuthi athole inguqulo yakamuva yokucaciswa kwedivayisi ngaphambi kokuthembela kunoma yiluphi ulwazi olushicilelwe nangaphambi kokufaka ama-oda emikhiqizo noma amasevisi.
Amanye amagama namabhrendi angafunwa njengempahla yabanye.
Amadokhumenti / Izinsiza
 |
Intel eCPRI Intel FPGA IP [pdf] Imaniwali yosebenzisayo eCPRI Intel FPGA IP, eCPRI Intel, FPGA IP |
